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Abstract
MINERνA (Main INjector ExpeRiment ν-A) is a new few-GeV neutrino
cross section experiment that began taking data in the FNAL NuMI (Fermi
National Accelerator Laboratory Neutrinos at the Main Injector) beam-line
in March of 2010. MINERνA employs a fine-grained scintillator detector
capable of complete kinematic characterization of neutrino interactions. This
paper describes the MINERνA data acquisition system (DAQ) including the
read-out electronics, software, and computing architecture.
Keywords: DAQ, Data Acquisition, Minerva, Neutrinos
1. Introduction1
MINERνA (Main INjector ExpeRiment ν-A) is a low-to-medium energy2
neutrino-nucleus scattering experiment at FNAL (Fermi National Accelerator3
Laboratory). It utilizes the high-intensity NuMI (Neutrinos at the Main4
Injector) beamline and sits in the MINOS (Main Injector Neutrino Oscillation5
Search) Near Detector Hall, directly in front of the MINOS Near Detector6
and 105 meters below grade. MINERνA does not extend far enough in the7
beam direction to range out muons with momentum over about 2 GeV/c,8
so the MINOS Near Detector is directly employed as a muon spectrometer.9
The references contain more detailed information on the physics program10
and general details of MINERνA1, MINOS2, and the NuMI beam3.11
This document discusses the MINERνA data acquisition system (DAQ)12
in two steps. First, the custom electronics are described, followed by a de-13
scription of the DAQ software and computing architecture.14
The initial specifications for the DAQ readout system asked for a readout15
rate of ∼100 kB/s with a duty factor defined by one ∼ 10 microsecond beam16
spill every 2.2 seconds4. Fortunately, those specifications were surpassed as17
our initial estimate for required data throughput was low by about a factor18
of five.19
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2. Overview of the Readout Scheme in MINERνA20
The DAQ, slow controls (SC), and near-online monitoring (“nearline”)21
systems are built around MINERνA-specific readout electronics. MINERνA22
utilizes plastic scintillator as its fundamental detector technology. Light23
is delivered via wavelength shifting fiber to Hamamatsu R7600 64-channel24
multi-anode photomultiplier tubes (PMTs)5. A small number of single-anode25
PMTs are also mounted for a “Veto Wall” detector that sits in front of the26
main MINERνA detector.27
Each PMT is read out by a Front End Board (FEB)6 mounting six28
Application-Specific Integrated Circuit (ASIC) chips (TriP-t chips)7 that dig-29
itize and store charge using pipeline ADCs. Input charges from the PMT an-30
odes are divided into high, medium, and low gain channels using a capacitive31
divider to increase the dynamic range. The high gain is 1.25 fC/ADC, the32
medium is 4 fC/ADC, and the low is 15.6 fC/ADC. The FEBs generate the33
high voltage for most of the PMTs using an on-board Cockroft-Walton (CW)34
generator. The control circuitry resides on the FEB, while the CW chain it-35
self resides on the base, with appropriate taps for each dynode. A small36
number of the PMTs are single-anode and use resistor-base technology for37
voltage control. These PMTs are used to read out the Veto Wall and employ38
a separate voltage control system discussed below. All FEB operations are39
controlled by a Spartan 3E Field-Programmable Gate Array (FPGA) chip.40
The FPGAs decode timing signals received over the unshielded twisted pair41
(UTP) cables, sequence the TriP-t chips and decode and respond appropri-42
ately to communication frames received over the data link. The FPGA also43
controls the CW and other aspects of FEB operation. For data collection,44
the boards are daisy-chained together (into “chains”) using standard UTP45
ethernet networking cables with a custom protocol and Low Voltage Differ-46
ential Signaling (LVDS). Of the four pairs in the cable, one is dedicated to47
timing, including clock and encoded signals, one is dedicated for data, one48
is used to indicate the sync-lock status of the data Serializer/Deserializer49
(SERDES) and one for a test pulse.50
The readout chain is connected at both ends to a custom VME mod-51
ule called the Chain ReadOut Controller (CROC)8. A CROC supports four52
Front End (FE) channels, each serving one chain of up to fifteen FEBs,53
though no chain is longer than ten FEBs in MINERνA. Each of the four54
CROC channels contains a 6 kB dual-port memory for storing messages55
(called “frames”) from the FEBs. The CROCs in turn receive timing and56
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trigger commands from another custom VME module, the CROC Interface57
Module (CRIM)8, each of which distributes timing to up to four CROCs.58
MINERνA uses two VME crates, each containing a CAEN V2718 crate con-59
troller9, two CRIMs, and roughly a half-dozen CROCs. There is no hit-based60
trigger but rather a timing-based integration gate synchronized to the FNAL61
Main Injector (MI) timing signals. Finally, the CRIMs receive information62
from the timing system of the MINOS experiment (used for event match-63
ing) and the state of the MI via the MINERνA Timing Module (MvTM)10.64
The MvTM does not have a VME interface, but uses the VME crate for65
power. The start time in MINOS detector timing coordinates is logged as66
a 28-bit number in the DAQ Header bank data. See Table 1 for a com-67
plete module and card accounting. Only one MvTM is required to service all68
timing needs. Each individual crate is readout by a computer (PC) mount-69
ing a CAEN A2818 PCI card11 that communicates with the crate controller70
module via optical cable.71
Era VME Crates CROCs FEBs Total Channels
Fall 2009 2 8 272 17,408
Spring 2010 2 14 491 31,424
Summer 2010 + 2 15 509 32,576
Table 1: MINERνA read-out hardware installations.
An integration gate on the FEBs is opened synchronously with the de-72
livery of neutrino beam spills. Beam spills delivered by the MI are approx-73
imately 10 microseconds long, and are delivered every 2.2 or 2.06 seconds,74
depending on the MI operating mode. Our readout gate opens 500 nanosec-75
onds before the arrival of the spill and remains open 5.5 microseconds af-76
ter the end. During normal data-taking, one additional calibration gate is77
recorded between neutrino spills, either a random sampling of the detector78
noise (a pedestal gate) or in coincidence with LEDs flashing the PMTs (a79
“light-injection” gate). Pedestals are used to establish baseline readout lev-80
els and light-injection to monitor gain drifts in the PMTs by studying the81
photo-statistics of the LED signals.82
At the end of the gate, the readout system runs a software loop over all83
of the FEBs and collects data in the form of device “frames” (well-defined84
and formatted byte data with attached headers) one at a time for the state85
of the high-voltage, hit timing, and finally the hit blocks themselves. Each86
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frame is passed through a chain to a CROC FE channel where it is stored87
briefly before being passed to a readout computer for archival and monitoring88
processes.89
Readout of the electronics is done in pairs of nested loops. Requests for90
data are sent to the first FEB on each FE channel before looping back to91
retrieve the data from the CROC memory. Then the next set of FEBs are92
handled in another dual loop over FE channels, etc. This allows the DAQ93
computers to communicate with the next CROC while the previous one is94
fetching data from the FEBs on one of its readout chains.95
In normal data-taking MINERνA reads out in a “zero suppression” mode.96
In this mode, the DAQ first reads the discriminator frame data for each97
board and stores frames that contain hits above the discriminator threshold98
(about 70 fC). It then loops over those boards and reads the FPGA registers99
and all time-stamped ADC hit block frames. The FEBs are configured to100
enable readout of up to eight ADC blocks: seven time-stamped hits and101
one “un-timed” hit at the end of the integration gate. The un-timed hit102
carries no discriminator timing information and contains all the integrated103
charge between the last timed hit and the end of the gate. The FPGA104
registers contain configuration data, high-voltage read-back, and the local105
“gate time stamp” - the time the gate was opened for integration in the local106
FEB counter time coordinates. Boards without hits above threshold are not107
read out in this loop and neither are un-time-stamped ADC frames (charge108
collected below threshold and stored until the end of the integration gate).109
All seven available time-stamped hits are read out. During construction110
and early low-energy configuration running, a configuration with five time-111
stamped hits and one “un-timed” end-of-gate hit was used. See Table 2 for112
a listing of the sizes of each data type.113
Despite using more than 32,000 active channels in MINERνA, the quan-114
tity of data per neutrino spill is not large due to low interaction cross-sections.115
With a 2.2 second MI cycle and 35×1012 protons on target per spill, roughly116
1 MB per spill for the entire detector in zero-suppression mode running in117
the NuMI low-energy configuration is collected, where the most frequent neu-118
trino energy is ∼3 GeV. About half of those data are beam spill data and119
half are calibration data.120
Readout time for a single frame is approximately 500 microseconds. Most121
of that time is in message preparation and in setting up a block transfer; for122
our data the readout speeds per frame are largely insensitive to the size of the123
frame. Physics gate readouts typically require 1200 frames on average, while124
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Frame Type Size (bytes) Comments
FPGA Programming 66 Spartan 3E control registers.
ADC 444 Hit data.
Discriminator 16 + 40 per Time stamps for each hit.
TriP-t per hit
TriP Programming 652 (read) TriP-t internal registers.
758 (write)
DAQ Header 48 Not a true “frame.”
→ End of gate marker.
Table 2: Frame sizes per FEB for MINERνA data objects. The FPGA programming
frames track configuration details and provide data on the high voltage, gate initiation
time, and some useful error-checking bits. The TriP-t chips were originally designed for
the D0 experiment12 and so carried timing data that is not usable by MINERνA. These
data were trimmed in the packing algorithm for more efficient use of space. This reduced
storage bloat, but did not meaningfully impact speed. Only discriminator frames are of
variable size. The TriP-t programming frames are not read or written to during data
acquisition. They are only accessed during configuration stages by the slow controls.
calibration gate readouts require 1600 (channel occupancy is lower in physics125
gates). Therefore, reading a typical “cycle” (single physics gate plus single126
calibration gate) requires 1.4 seconds. Calibration readout times are very127
stable, but physics gate readout times vary with the level of activity in the128
detector. The DAQ is programmed to protect the integrity of physics gates129
above all else. It will only attempt a calibration readout in the case where130
the physics readout is accomplished in under 0.9 seconds. If the subsequent131
calibration readout extends beyond 0.9 seconds, the DAQ will dump that132
readout and simply arm for the next physics spill. However, the DAQ will133
not interrupt readout of a physics gate. Propagation of the start gate signal134
is blocked in hardware and only unlatched after readout is complete.135
3. System-Wide Timing Signals136
Time-stamps are recorded for the MINERνA experiment using a single137
53.1 MHz crystal on the MvTM which is distributed to all of the electronics138
components - from MvTM to the CRIMs, from the CRIM to the CROCs,139
from the CROCs to the FEBs. See Fig. 1 for an illustration of the timing140
signals loop. Each board regenerates the clock using phase-locked loop (PLL)141
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circuits. The 53.1 MHz clock is distributed on the readout cable, but the142
FEBs use the onboard PLL to multiply the frequency by two. All times in143
MINERνA are defined in units of system ticks, or clock ticks. A clock tick144
is equal to145
1/f = 1/(2× 53.1× 106Hz) = 9.4 ns (1)
Additionally the FPGA on the FEB uses a quadrature circuit, providing a146
granularity of ∼2.4 ns for the discriminator time stamps. Throughout the147
remainder of this document, the term “clock tick” will refer to the unit used148
by the FEBs (∼9.4 ns) unless explicitly noted otherwise.149
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Fig. 1 Diagram of the DAQ loop signals 
Figure 1: The DAQ Loop Timing Signals.13
The FEBs, CROCs and CRIMs can operate using on board oscillators,150
but FEBs and CROCs in MINERνA are always operated by synchronizing151
their clocks to a radio frequency (RF) signal provided by the CRIMs. The152
CRIMs are typically operated in “MvTM Mode,” and locked to the MvTM153
clock, but in certain situations are placed in “Internal Mode,” where the154
clock is supplied by the internal crystal oscillator. See Table 3. MINERνA155
electronics were designed to operate without a trigger, so the cosmic and156
Test-Beam modes are special. In those cases, a coincidence between a live157
gate (≈ 16µs wide) and an external logic pulse is searched for in order to158
make readout decisions. Because of dead-time between gates, the live-time159
is low in those operating modes (∼ 10%).160
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Data-Taking Mode CRIM Clock Mode
Pedestal Internal
Cosmic Rays Internal
FTBF (Test-Beam) Beam Internal
NuMI Beam MvTM
Light Injection (LI) MvTM
Mixed Mode (Beam with LI or Pedestal) MvTM
Table 3: CRIM timing modes for different data-taking modes. “FTBF” refers to the
Fermilab Test Beam Facility.
When operating in the internal timing mode, each CRIM supplies its own161
clock and either the DAQ system sends a new open-gate command after each162
successful readout or the CRIM opens the gates independently at a frequency163
set by the user ranging between 0.5 Hz and 52 kHz. The first sort of internal164
clock mode operation is used for standalone pedestal runs and the second165
requires an external trigger in coincidence to initiate readout (cosmic or test166
beam).167
Encoded clock and trigger signals enter the CROCs over LVDS via RJ-45168
input connectors:169
1. RF - Radio Frequency170
2. SGATE - Start Gate (open an integration gate)171
3. CNRST - Counter Reset172
4. FCMND - Fast Command (special commands)173
5. TCALB - Timing Calibration Pulse174
See Fig. 2 for the structure of the encoded commands on the clock line.175
In either Internal or MvTM timing mode, the CRIM can receive exter-176
nal signals via a set of LEMO connectors on its front panel or via an RJ-45177
connector. The MvTM is able to recieve timing signals from the MINOS178
Master Timing Module over UTP Cat5e using LVDS. The MvTM addition-179
ally can send and relay Low Voltage Transistor-Transistor Logic (LVTTL)180
signals through the pairs of in-and-out LEMO connectors. One LEMO in-181
put is used to receieve a LVTTL signal providing MI cycle status from the182
Accelerator Division (this signal ultimately detemines the start-gate time).183
The other two LEMO connectors are used to fire the light injection system184
(discussed later).185
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Figure 2: The Timing Encoder Signals.13
During normal operation, the CRIM clock is derived from the MvTM. In186
principle, the MvTM can sync to the MINOS clock signal but it runs free187
against that clock and the MvTM internal oscillator is used to synchronize188
all of the clocks. The arrival time of the MINOS start-gate signal is recorded189
in a register in the CRIM, however. The MINOS and MINERνA clocks are190
therefore running in sync with an unknown phase shift. When in MvTM191
mode, the CRIM will raise an interrupt when an external trigger pulse is192
detected - for example, when the spill signal comes from the MI. This inter-193
rupt begins the readout sequence and blocks until it is reset after readout is194
complete. Fig. 3 illustrates the timing module logic.195
The CRIM interprets Start-gate (SGATE), trigger (TRIG), timing cali-196
bration (TCALB), and counter-reset (CNRST) LVTTL signals and generates197
corresponding output in a slightly different way for each of the different tim-198
ing modes.199
1. SGATE is sent through SGATE OUT in all timing modes.200
2. TRIG is sent only in MvTM mode, and only in case of a software201
command to open a gate.202
3. TCALB is sent synchronously with SGATE in most CRIM firmware203
versions. It can be configured to only send this signal when an external204
TRIG is supplied.205
4. CNRST is sent synchronously with SGATE in most CRIM firmware206
versions. The FEBs interpret this as a “Counter Load” signal and set207
their counters to a value specified in the FPGA programming registers.208
This is part of the timing synchronization scheme for the FEBs.209
9
Figure 3: The CRIM (timing module) block diagram.14
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The clock and data travel only in one direction over the readout chains- from210
the CROC to each of the FEBs in turn and arriving back at the CROC. The211
CROC checks that the clock is present at the receiving end and will set an212
error flag if it is not. Further data acquisition is not possible until this error213
is cleared.214
Our configuration for data-taking in the NuMI hall is:215
1. A LEMO cable from the accelerator division rack is attached to LEMO216
input 1 on the MvTM. A signal synchronized with the MI operational217
cycle arrives ∼215 µs before a spill. A delay is programmed into the218
FEB FPGA’s to account for the offset. This signal is sent to the CRIM219
from the MvTM via a CAT3 cable, and propagated from there through220
the CROCs to the FEBs. The FEBs use only the rising edge of the221
SGATE signal to open a gate. The falling edge is ignored.222
2. A dedicated CAT3 cable is routed from the MINOS clock rack into223
the Master Clock Interface connector on the MvTM. This cable car-224
ries CNRST, TCALB, and SGATE encoded clock signals. The CRIM225
receives those signals as:226
• MINERνA CNRST - MINOS CNRST. Set by the MINOS GPS227
clock to reset asynchronous to the other signals at a rate of 1 Hz.228
This signal is currently masked from the FEBs, but used to reset229
the counter on the CRIM.230
• MINERνA TCALB - The MINOS SGATE signal is mapped here231
in the MvTM. The clock time is recorded (using on-board coun-232
ters) for the arrival of this signal and stored on a register in the233
CRIM that is read at the end of the acquisition cycle.234
• MINERνA SGATE - This receiver is masked within the MvTM235
and the CRIM never sees a signal of this type.236
3. All of the CRIMs are daisy-chained together via the TRIG port, going237
out from the “Master CRIM” (the CRIM with the lowest address in238
the VME crate with the lowest address) and then in and out of all sub-239
sequent CRIMs (incrementing by CRIM address before crate address)240
until the input on the last CRIM (the CRIM with the highest address241
in the VME crate with the highest address) is reached. This chain is re-242
sponsible for propagating the start signal in light injection data taking.243
A software command is sent to the Master CRIM only and propagated244
to the others via this electrical connection. Additionally a signal is sent245
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from the Master CRIM SGATE connector to the light injection box.246
This output is passed through the MvTM itself for shaping and delay.247
4. The CRIM is run in one of two timing modes (see Table 3). In the248
Internal and MvTM modes a sequencer that sends SGATE, TRIG,249
and CNRST to the FEBs is employed. If running in “cosmic” mode for250
the MINERνA Test Beam Experiment, TCALB is additionally sent if251
an interrupt was raised.252
4. Hit Timing253
The MINERνA FEBs mount six TriP-t chips. Four are dedicated to the254
high and medium gain and two are dedicated to the low gain. Due to this255
division, the TriP-t chips must be grouped together when storing hits in order256
to avoid some potential ambiguities. This has important consequences for257
hit timing.258
4.1. TriP-t “Push” Behavior259
Understanding hit storage is important for understanding hit timing. The260
TriP-t has a 48-cell deep analog pipeline and integrated charge is pushed into261
this pipeline when the discriminator fires according to a process described be-262
low. Each cell of charge corresponds to a “hit.” This behavior is not internal263
to the TriP-t chip, but is controlled but the FPGA firmware. The readout264
depth (number of total allowed hits) is limited by the internal memory of265
the FPGA and the way digitized data from the hits is stored in the FPGA.266
There is flexibility in the maximum number of hits that may be stored, but267
in standard configurations prior to 2012, MINERνA stored up to eight hits.268
Charge is integrated over a time window set by the user. The whole269
window is referred to as a “gate.” Activity is separated in time inside this270
gate by latching the system counter when the integrated charge goes over271
a user-defined threshold and then storing the charge integrated up to that272
time (this process is called “pushing the pipeline”). After storing the hit,273
the integrators are reset and re-opened. At the end of the gate, the analog274
information stored in the pipeline is digitized into RAM with one ADC block275
(or “hit”) for each stored set of charges in the pipeline (for each “pipe”).276
The different times associated with these processes are tunable by the user.277
In MINERνA, the standard gate length is 1702 clock ticks (≈16 µs). The278
integration time after a discriminator fires is 16 clock ticks (≈150 ns), and279
the reset requires 20 clock ticks (≈188 ns).280
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The six TriP-t chips on each FEB are numbered 0-5, and each carries 32281
channels. TriP-t chips 0-3 each operate 16 channels in the high gain mode282
and 16 channels in the medium gain mode. TriP-t chips 4 & 5 each operate283
32 channels in the low gain mode. There are 64 channels on each multi-284
anode PMT, so TriP-t chips 0, 1, and 4 serve one half of the PMT, and285
TriP-t chips 2, 3, and 5 serve the other. Note this means any given pixel on286
a PMT is serviced by two separate TriP-t chips - one chip with one channel287
operating in a low-gain mode (low amplification of signal), and one chip288
with two channels, one in a medium-gain mode and one in a high-gain mode289
(large amplification of signal). All three channels operate simultaneously and290
independently of each other, each recording a value proportional to the gain291
times the charge. In principle, every channel on a TriP-t chip supports a292
discriminator, but only the discriminators on the high gain TriP-t channels293
are active. This is because the high gain channels are the most sensitive294
and low and medium-gain channels cannot be over threshold without their295
corresponding high-gain channel also being over threshold. The channel map296
ties two high and medium-gain TriP-t chips to each low gain TriP-t chip. In297
order to associate data in the low gain with data in the high or medium298
for a given channel, the low-gain TriP-t for that channel must be pushed299
with the high gain TriP-t chip. To avoid ambiguous hit assignment for the300
other channels serviced by the low-gain TriP-t chip that are not shared with301
the firing high-gain chip, the “parallel” high-gain chip must also be pushed.302
Thus, there are effectively two logical units, 32 channels in size, on each303
board that are used to fill the analog pipelines.304
4.2. Clock Ticks and Time305
Time on the FEBs is set relative to a free-running counter that counts306
up in clock ticks until it reaches the 32-bit unsigned integer maximum, at307
which point it simply rolls over to zero. The counters are reset to the value308
stored in the programming registers of the FPGA control chips when the309
FEBs receive a CNRST signal. By tuning this start value to account for310
signal propagation time, it is possible to synchronize the local counter values311
on the FEBs to within one clock tick.312
After a gate-open signal, the FEB loads its Timer register value and starts313
a counter that counts up to the 16-bit unsigned integer maximum. This delay314
is used to synchronize with beam activity and as a ”quiet” period to blank315
charge pulses to the CW voltage system just before SGATE (at least 15316
microseconds is required). At the counter maximum the FEB gate opens317
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and the time on the free-running counter is latched as our gate start time.318
It is an offline software convention to subtract this time from all subsequent319
calculations on a board.320
Because the low gain channels are shared across two high and medium321
gain sets of channels, when the discriminators fire charge is pushed and stored322
in groups of 32 channels. This means a hit in a given channel creates a323
timestamp T0 for the whole TriP-t chip via the high gain. That timestamp324
is further shared across the “TriP-tChip Group” (0, 1, and 4 share the same325
base time, and 2, 3, and 5 share a separate base time). Subsequent hits326
within the 16-tick integration window have differing delay and quarter ticks.327
Crossing a discriminator threshold causes all three associated TriP-t chips to328
push 16 FEB clock ticks later, regardless of subsequent hits.329
When a discriminator fires, it sets its whole TriP-t chip group (0+1+4330
or 2+3+5) to push 20 system ticks later. The entire group shares the base331
integer time stamp for the earliest channel to fire on the group, and the332
initiating channel also stores a quarter-tick for fine resolution. The system333
clock continues to run and provides delay and quarter ticks to timestamp334
subsequent hits (prior to the push) to 1/4 of a tick accuracy in other channels335
(pixels) in the group.336
4.3. Dead Time337
Coupling pairs of high gain TriP-t chips implies dead time impacts 32338
channels at a time. The reset after a push requires 20 clock ticks to complete.339
During the reset period, all three TriP-t chips that pushed are essentially dead340
to incoming signals. Hits during the reset period are un-timed and the charge341
recorded is either greatly attenuated or zero. For illustration, consider Fig.342
4. When there is a hit on one half of a discriminator-active TriP-t pair at343
time T0 and another hit at a later time T1, the second hit is latched in time344
as long as it arrives before the push. If the second hit on either pair of TriP-345
t chips arrives more than 16 ticks after the initiating hit, the later hit is not346
recorded. Time on both TriP-t chips is relative to T0, the first threshold cross347
between the two. Fig. 5 shows a typical bank structure for a gate and Fig.348
6 shows the memory structure of a discriminator bank.349
There is another form of dead time due to hit saturation. This occurs350
when the number of “pushes” allowed by the pipeline depth are exhausted.351
In this case, charge continues to integrate, but additional hits are no longer352
time-stamped.353
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Figure 4: A specific dead-time illustration on one FEB. Consider a hit on TriP-t 0. This
hit will set a timestamp, T0 here, and cause a pipeline push 16 clock ticks later for TriP-
t chips 0, 1, and 4. A later hit at time T1 above does not initiate a new pipeline push and
the time is stamped relative to T0. The ADCs are effectively dead between T0 + 16 and
T0 + 36 clock ticks. After that point, the ADCs on those TRiPs are fully live again and
new hits over threshold will be timestamped.
Figure 5: A generic example of the organization of data within the discriminator and
ADC banks. The columns (“Hit X”) denote hit RAM Functions - all of the data in the
column is read at once and partial pipeline reads cannot be performed. In this case, there
was a hit on either TriP-t 0 or 1, another independent hit on either TriP-t 2 or 3, and
a final hit on TriP-t 0 or 1. The ADCs cannot distinguish which TriP-t in the two pairs
contained the initial hit for that pair. Again, this diagram does not distinguish which
TriP-t had the channel hit first, and it cannot distinguish which of the hits in the “Hit 1”
RAM Function was earlier - the discriminator bank must be decoded for that information.
The end of integration “hit” is not included in the set of ADC banks shown here. It would
appear in a new column titled “Hit 2” and would appear in all TriP-t ’s. For each FEB
read out, the following RAM Functions: ReadDiscr, ReadHit0, ..., ReadHit7 are looped
through.
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Here is a picture of a discriminator Block RAM.
The discriminator block RAM for one TRiP 
is 16 bits wide (16 channels wide) and 20 
bits deep (16 delay ticks, a 2 bit quarter 
tick, and then the system timestamp).
Tuesday, May 25, 2010
Figure 6: A visualization of the discriminator bank for a single TriP-t chip. The system
tick is stored in the 32 bits at the “bottom” of the figure. Quarter ticks for each channel
are stored in the 32 bits above that at 2 bits per channel. Finally, the delay ticks are
stored in 16 bits for each channel above the quarter ticks.
4.4. FEB Timing Synchronization354
When the CRIM sends an open-gate command (SGATE) through the355
CROCs to the FEBs, the actual signal arrives at different times to the dif-356
ferent FEBs on the chain due to cable delays. This is accounted for in two357
steps:358
1. The FEB loads the value recorded in the Timer register of the FPGA.359
By staggering the time loaded to account for the finite signal propaga-360
tion time down the chain, all of the boards can synchronize the values361
on their local counters.362
2. Once the FEBs receive an open-gate signal they begin counting up363
to a pre-set open-gate time value, beginning not with zero, but with364
the Timer value mentioned in the previous step. This additional delay365
is meant to provide the PMT with time to settle into a stable high366
voltage in the case the Cockroft-Walton adjusted the voltage period367
just before the gate is opened. Once they reach this time, they open368
their integration gates. All the FEBs will physically open their gates369
at the same local time.370
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5. DAQ Software371
5.1. Readout Control372
The DAQ is a system built out of three computers running 64-bit Scientific373
Linux Fermi15 - one readout node for each VME crate and one master node.374
Data transfer between the readout nodes and master node is handled via the375
Event Transfer (ET) software package (part of CODA16), discussed further376
below. The head node initiates a run and creates a memory-mapped file to377
store data. It provides instructions to the readout nodes on when to begin378
the readout sequence. When readout begins, each of the slave nodes passes379
data frame-by-frame to the master for collation. At the end of a run, the head380
node converts the memory-mapped file into a flat binary and releases it. One381
feature of this approach is that if the DAQ fails during readout, the collected382
data are already stored on disk and are not lost. The DAQ is written in C++383
to run on Scientific Linux Fermi15, but should run with minimal modifications384
on most major Linux distributions. The code is divided into four libraries:385
1. Hardware access: Our hardware access libraries are built on top of a386
set of proprietary (closed-source) libraries provided by CAEN to access387
the V2718 VME crate controller9 using the A2818 PCI optical bridge388
card11. Functions from the libraries CAEN makes freely available for389
this hardware on its website are used to format command and control390
messages to the CROCs and CRIMs as required during readout.391
2. Event structure: Another set of libraries that define the types and392
structures of the MINERνA data types.393
3. Acquisition control: These libraries and executables run the acquisition394
and interface with the Run Control software described in Section 5.2.395
4. Buffer management and interprocess communication (IPC): Like the396
hardware access libraries, the buffer management and IPC code uses397
external libraries. In particular, the open-source Event Transfer (ET)398
system version 9.0, based on CODA,16 developed at the Thomas Jef-399
ferson Lab National Accelerator Facility (JLab)17 is used.400
5.2. Run Control401
The run control is written in Python for flexibility and platform-independence.402
There are two external Python libraries (in addition to the DAQ software,403
described in section 5.1) needed for various components of the run control to404
work:405
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1. wxPython18, chosen as our graphics toolkit because of its ease of use406
and maturity;407
2. pySerial19, which provides a convenient RS-232 interface.408
6. Computing Architecture409
6.1. Overview of Data Handling410
MINERνA uses two networks of server-class computers: one for physics411
data collection and one for data quality monitoring and run control. The412
data collection PCs are detailed in Section 7. For monitoring, MINERνA413
uses two remote clusters of computers at Fermilab: one in the Feynman414
Computing Center (FCC), and the other at Wilson Hall (WH). These systems415
are discussed in Sections 8 and 9416
Data are collected and logged underground independently of above-ground417
computing clusters. The DAQ can run without input from or a connection418
to any above-ground network with local storage for physics data, metadata,419
and logs sufficient for about a month of normal operations. The above-420
ground computers manage long-term data archival, log file metadata into421
SAM (Sequential Access Method - a metadata database application)20, pro-422
duce histograms for monitoring, and provide run control options.423
6.2. Data acquisition coordination424
The run control software manages connections between most of the com-425
puters used in the data acquisition and monitoring process such that they426
remain synchronized throughout. Kerberos-authenticated21 SSH tunnels are427
used to connect clients (i.e., user shift consoles) to a master DAQ server pro-428
cess and the master DAQ server to the other slave machines, as described429
below.430
The heart of the run control is a central server process on the master431
DAQ node. It maintains communication with “dispatcher” processes running432
on each of the relevant slave remote nodes so as to instruct them to start433
or stop their various tasks as the state of data acquisition changes. It is434
also the entry point for communication from the graphical end client used435
by operators to interact with the DAQ. This “DAQ manager” process can436
coordinate data taking irrespective of the number of clients connected; once437
started, it will run through to completion of the data acquisition sequence438
even if the controlling client is disconnected.439
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The DAQ manager connects to a collection of remote nodes in various440
locations. Among these are readout nodes that insert the digitized data441
into the data stream and the monitoring nodes that run slow monitoring442
processing jobs and serve the data to the operator.443
Operators control the DAQ using a graphical client (also contained in the444
run control package) that connects to the DAQ manager over the network445
using a custom thin-client TCP protocol. This design accommodates both446
the Fermilab control room and collaborator institutions located around the447
world.448
7. Physical Organization of the Readout Equipment in NuMI449
All relevant MINERνA electronics equipment is mounted in racks sitting450
on a deck beside the detector. All racks are equipped with smoke detection451
and interlocked power, with rack protection and slow monitoring built into452
the overall online scheme.453
Racks are labeled according to their primary hardware electronics com-454
ponents and there are four primary racks:455
1. The VME Rack (also sometimes called the DAQ Rack)456
2. The Light Injection (LI) Rack457
3. The Veto Rack458
4. The Spares Rack459
Our racks all consume less than 2500W each, meeting the FNAL require-460
ments for air cooling. See Fig. 7 for an overview of the arrangement of and461
connections between the three racks.462
7.1. The VME Rack463
The VME Rack contains the two VME crates that hold the MINERνA464
readout electronics. It additionally mounts a pair of PCs and network sup-465
port components. Access control for devices that cannot be configured to use466
Kerberos is provided by a very restrictive ACL (Access Control List). See467
Fig. 8 for the rack layout and connection types. Insofar as the readout ar-468
chitecture is concerned, it contains (roughly in mechanical installation order469
from top to bottom):470
1. A custom Temperature and Environment Monitor (TEM) device (la-471
beled the “Slow Monitor”) that supports eight temperature probes that472
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Switched PDU (1U)
minerva-pdu-2.fnal.gov
LeCroy HV Control (4U)
2000W UPS (2U)
mnv-vet-ups.fnal.gov
Upstream DAQ
(3U Linux PC)
mnvonline0.fnal.gov
Master & Event Builder
(1U Linux PC)
mnvonlinemaster.fnal.gov
Downstream DAQ
(3U Linux PC)
mnvonline1.fnal.gov
LI Rack
RPS (1U)
 minerva-rps-1.fnal.gov
Light Injection Box 0
PIN Box (1U)
Veto Rack
Near Hall Overview
Switched PDU (1U)
minerva-pdu-1.fnal.gov
2000W UPS (2U)
mnv-vme-ups.fnal.gov
VME Crate 0
(9U)
VME Crate 1
(9U)
VME Rack
S-S-Minerva-1
(Cisco Switch)
Environment Monitor
minerva-env-1.fnal.gov
Reserve PC 
(1U Linux PC)
mnvonlinebck1.fnal.gov
Veto Wall HV Control 
(1U Windows PC)
mnvonlinehvcontrol.fnal.gov
Veto Wall FEB & Chassis
Minerva
Upstream
Minerva
Downstream
Veto Wall
Optical Cables & 
Readout 
Sensors
Serial (RS232)
Power
General BNC or LEMO
This ignores AC Distribution, FESB Power. Network connections are suppressed.
Light Injection Box 1
Figure 7: Connection map for the MINERνA readout system, ignoring AC distribution,
FESB power, and safety systems. Network connections are also suppressed - every device
with an internet name is linked to the network switch housed in the VME rack.
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may be deployed throughout the racks and over the detector surface.473
The device also logs humidity, pressure, and temperature at the end of474
six cabled sensors deployed on the detector.475
2. Two CAEN VME 8011 crates22. The crates are indexed as 0 and 1.476
Crate 0 contains a controller module, two CRIM modules, and eight477
CROC modules. Crate 1 contains a controller module, two CRIM478
modules, seven CROC modules, and a MvTM module. See Figs. 9479
and 10 for the VME module assignment in Crates 0 and 1 respectively.480
3. An APC 120VAC Masterswitch III Switched Rack PDU (Power Distri-481
bution Unit), Model # AP7900. This PDU is a networked device that482
provides remote power control for the VME crates and all PCs in the483
rack.484
4. A 48 port Cisco C2960G switch, designated S-S-MINERVA-1.23485
5. Three 48VDC power supplies to power the FEB’s (not pictured in the486
figures).487
6. Three networked fuse panels for the 48VDC power supplies, networked488
to S-S-MINERVA-1. These fuse panels host a web interface with self-489
documented power control of the FESBs mounted on the MINERνA490
detector (not pictured in the figures).491
7. A 1U Linux PC serving as a back-up for the master DAQ node in the492
Veto Rack (see Section 7.3).493
8. A 1U Windows PC running control and monitoring software for the494
LeCroy High Voltage Power System (HVPS) located in the Veto Rack.495
Not currently installed. Space, power, and networking resources are496
reserved.497
9. An APC Smart-UPS 2200VA (2000W Un-interruptible Power Supply)498
supporting the switch and PCs. The primary function of this UPS is499
power filtering. In the event of a full power failure, the system will500
remain live for more than thirty minutes.501
7.2. The LI Rack502
The LI rack contains the MINERνA custom-built Light Injection (LI)503
boxes24. The rack is intentionally kept sparse to provide sufficient space to504
route and store the optical fibers that connect from the back of the LI boxes505
to the PMTs mounted on top of MINERνA. See Fig. 11 for the rack layout506
and connection types. For our purposes, it contains (roughly in mechanical507
installation order from top to bottom):508
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minerva-pdu-1.fnal.gov
2000W UPS (2U)
mnv-vme-ups.fnal.gov
VME Crate 0
(9U)
VME Crate 1
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VME Rack
S-S-Minerva-1
(1U 64-Port Cisco Switch)
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minerva-env-1.fnal.gov
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(1U Linux PC)
mnvonlinebck1.fnal.gov
Veto Wall HV Control 
(1U Windows PC)
mnvonlinehvcontrol.fnal.gov
LVDS (RJ45 (8P8C)) 
Veto Wall FEB → VME Crate 1
(Custom) Serial (RS232)
LeCroy → mnvonlinehvcontrol
Custom Temperature Sensor 
Environmental Monitor → LI Box
Temperature & Airflow Sensors 
RPS → VME Rack
BNC to PIN Box in LI Rack
(Specialized on v1720 End!)
This ignores Power Distribution & Smoke Detection.
MINERνA Subnet; Optical Cables & Readout; 
Sensors; Serial (RS232); Power; General BNC or LEMO
RJ45 (8P8C) Ethernet
RPS → Switch
RJ45 (8P8C) Ethernet
VETO UPS → Switch
RJ45 (8P8C) Ethernet
Veto PDU → Switch
Optical LC-LC 62.5/125
A2818 → V2718 VME Crate 0
VME Rack Internal
RJ45 (8P8C) Ethernet
Switch → PC Ports
LVDS (RJ45 (8P8C)) 
→ MINERνA
(Many)
Custom Temperature Sensor 
Environmental Monitor → 
MINERνA (x6)
Optical LC-LC 62.5/125
A2818 → V2718 VME Crate 1
Figure 8: Connection map for the VME Rack. Power architecture is not shown, including
the three networked fuse panels.
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Figure 10: The connection and layout diagram for VME Crate 1. The V1720 CAEN
Waveform Digitizer is not currently installed.
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1. A BiRa Rack Protection System (RPS). The RPS deploys a variety509
of monitoring cables into the VME Rack: voltage-monitoring cables510
to the VME crates, and airflow and temperature sensors. The RPS is511
connected to the S-S-MINERVA-1 switch located in the VME rack by512
ethernet.513
2. A PIN diode box. The PIN is optically connected to the LI box to514
monitor the stability of the LED light output. The PIN box is addi-515
tionally connected via BNC and specialized cables to a CAEN V1720516
waveform digitizer25 mounted in VME Crate 0 in the VME Rack.517
3. The primary LI box. This box contains control electronics and LEDs518
that service optical connectors on the back of the box. From those519
connectors light is piped via optical fiber to the PMT boxes mounted520
on top of the detector. It is interfaced via a 9-pin serial RS-232 socket521
on the front of the box. This serial cable is connected to the MINERνA522
DAQ PC cluster for configuration commands. It additionally accepts523
a LEMO connection for the external trigger signal.524
4. A secondary (smaller) LI box to service the most forward detector525
modules. It uses the same electronics and connections as the larger526
box, but mounts fewer LEDs.527
7.3. The Veto Rack528
The Veto rack derives its name from the LeCroy High Voltage Power529
System mounted there that controls the high voltage on the resistor-base530
PMTs deployed to readout the ”Veto Wall” sitting in front of the MINERνA531
detector. It also contains the main readout PCs for the DAQ system. See532
Fig. 12 for the rack layout and connection types. For our purposes, its533
important contents are:534
1. Two MINERνA FEBs attached to a special custom breakout board535
in a 2U chassis. The FEBs are standard MINERνA boards, but the536
breakout board is required to interface the single-anode PMTs (resistive537
base) used to monitor the scintillator panels in the veto wall.538
2. A LeCroy Model HV4032A High Voltage Power System (HVPS). The539
HVPS connects to the readout PC located in the VME Rack via a540
special custom serial cable. It also connects to the Veto Wall PMTs.541
3. A 1U Linux PC running the DAQ Master software. This PC is identical542
to the logger PC in the VME Rack. The DAQ Master node connects543
to the Slave Readout nodes via direct ethernet.544
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Near Hall Overview - The Light Injection (LI) Rack
MINERνA Subnet; Optical Cables & Readout; 
Sensors; Serial (RS232); Power; General BNC or LEMO
This ignores Power Distribution & Smoke Detection.
LI Rack
RPS (1U)
 minerva-rps-1.fnal.gov
Light Injection Box 0
PIN Box (1U)
Serial (RS232)
PC → LI Box Directly
BNC to v1720 in VME Crate 0
(Specialized on v1720 End!)
Optical Fiber → MINERνA Detector from Boxes 0 & 1 
Custom Temperature Sensor 
Environmental Monitor → LI Box
RJ45 (8P8C) Ethernet
RPS → Switch
S-S-MINERVA-1
Temperature & Airflow Sensors 
RPS → VME Rack
Light Injection Box 1
Figure 11: Connection map for the LI Rack.
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4. Two 3U Linux PCs serving as DAQ Readout Slave nodes. Each PC545
mounts a CAEN a2818 PCI Optical Bridge card11 and interfaces with546
one of the VME crates located in the VME Rack.547
5. An APC 120VAC Masterswitch III Switched Rack PDU (Power Distri-548
bution Unit), Model # AP7900. This PDU is a networked device that549
provides remote power control for the VME crates and all PCs in the550
rack.551
6. An APC Smart-UPS 2200VA (2000W Un-interruptible Power Supply)552
supporting the PCs. The primary function of this UPS is power filter-553
ing. In the event of a full power failure, the system will remain live for554
over thirty minutes.555
Near Hall Details - The Veto (&DAQPC) Rack
MINERνA Subnet; Optical Cables & Readout; 
Sensors; Serial (RS232); Power; General BNC or LEMO
Switched PDU (1U)
minerva-pdu-2.fnal.gov
LeCroy HV Control (4U)
2000W UPS (2U)
(VET-UPS)
Master & Event Builder
(1U Linux PC)
mnvonlinemaster.fnal.gov
Upstream DAQ
(3U Linux PC)
mnvonline0.fnal.gov
Downstream DAQ
(3U Linux PC)
mnvonline1.fnal.gov
Veto Rack
Veto Wall FEB & Chassis
Serial (RS232)
PC → LI Box Directly
(Custom) Serial (RS232)
LeCroy → mnvonlinehvcontrol
LVDS (RJ45 (8P8C)) → VME Crate 1
CONET X-20 Optical LC-LC 62.5/125
A2818 → V2718 VME Crate 1
This ignores AC Distribution & Smoke Detection.
RJ45 (8P8C) Ethernet
Port → Switch
S-S-MINERVA-1
RJ45 (8P8C) Ethernet
Port → Switch
S-S-MINERVA-1
CONET X-20 Optical LC-LC 62.5/125
A2818 → V2718 VME Crate 0
RJ45 (8P8C) Ethernet
Port → Switch
S-S-MINERVA-1
RJ45 (8P8C) Ethernet
Port → Switch
S-S-MINERVA-1
RJ45 (8P8C) Ethernet
Port → Switch
S-S-MINERVA-1
Figure 12: Connection map for the Veto Rack.
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7.4. The Spares Rack556
The final rack in the MINERνA electronics installation sits across the hall557
from the detector on the West side of the enclosure. It contains a number of558
spare components:559
1. A 3U Linux PC configured to serve as a spare readout node.560
2. A 48 port Cisco C2960G switch, designated S-S-MINERVA-2.23561
3. A 1U Linux PC running logging software for the slow monitoring de-562
vices. This machine also serves as the head node for a pool of servers563
running a Condor26 queue for batch processing jobs used to support564
monitoring activities in the control room.565
4. Spare AC distribution and smoke protection units.566
7.5. Power Infrastructure567
7.5.1. DC Power Distribution568
The large number of Front End boards and their location atop the de-569
tector makes conventional low-voltage power distribution impractical. A dis-570
tributed power architecture is employed where 48 VDC power equipment571
is located in the electronics racks and intermediate low voltage regulation is572
performed on the detector near the FEBs. Finally, low-noise linear regulators573
on each FEB produce the final 3.3 V power required.574
Each FEB readout chain (up to ten FEBs) is powered by a Front End575
Support Board (FESB) which contains an isolated DC-DC converter to step576
down 48 VDC to approximately 4 VDC at 20 A. FESBs are passively cooled577
and use the FEB/PMT steel mounting bracket as a heat sink.578
Three 48 VDC power supplies operate in parallel and support “hot swap”579
and dynamic load sharing. Two supplies are required to meet the design580
specification of 3000W. The extra power supply allows for “N+1” redundant581
operation, which makes it simple to remove and replace a supply without582
interruption. Each power supply is rated for 1900W and provides an interface583
by which the health of the supply may be monitored remotely (through the584
Rack Protection System (RPS) interface board and Environmental Monitor).585
Through the Fuse Chassis the main 48 VDC 120 A bus is fanned out into586
six 20 A connections. Two of these 20 A connections feed a Network Fuse587
Panel (NFP), which fans out into twenty 2 A busses going to the FESBs.588
Each NFP offers independent control and monitoring of the FESBs through589
a web interface.590
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The actual power supply consumption is 1500 W when the FEBs are591
idle. The redundant “N+1” power supply configuration has been robust and592
reliable and has operated continuously without problems since commissioning593
in 2008. See Fig. 13 for a schematic.594
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Figure 13: Power distribution for MINERνA.
7.5.2. Rack Protection System and AC Power Distribution595
Rack protection is provided by the BiRa Systems RPS unit model 888427,596
which monitors a smoke detector in each of the three racks on the platform.597
If smoke is detected, the RPS unit drops the interlock signal, disabling the598
AC distribution chassis. The RPS also generates an emergency power output599
(EPO) signal that immediately disconnects the internal batteries on the UPS.600
The Environmental Monitor reads various temperature sensors located601
around the detector. In addition, this monitor records and logs humidity and602
ambient light conditions. It is accessed through a web and FTP interface on603
the DAQ network.604
8. Interface to the MINERνA Control Room605
8.1. The MINERνA Control Room606
The MINERνA control room is located in Wilson Hall at FNAL, in the607
north-west corner room on the 12th floor (WH12). See Fig. 14 for a map608
of building locations at Fermilab. MINERνA services our control room with609
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a total of eight PCs, with four in the Control Room and four in the Feyn-610
man Computing Center (FCC) at FNAL. The PCs kept in FCC run more611
processor-intensive tasks using a private Condor batch queue system26.612
Figure 14: Buildings and sites at Fermilab.
8.2. Controlling the DAQ System613
As noted above in section 6.2, the DAQ system is controlled via a graphi-614
cal thin client delivered with the run control software. The client runs locally615
on the operator’s terminal. Control of the DAQ is via a custom TCP thin-616
client protocol that is transmitted over a Kerberos-enabled SSH tunnel to617
the master DAQ node. Inbound connections are filtered both via the firewall618
provided by the NuMI router and by an access list of Kerberos principals619
allowed to log into the machine.620
Commands sent via a successful tunnel to the DAQ manager process621
(running on the DAQ master node) are interpreted based on a notion of client622
“control” of the DAQ. At most one (though possibly zero) client(s) can be in623
control of the DAQ at any given time; only commands that originate from a624
node which is currently “in control” are ultimately acted upon. An unlimited625
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3 number of clients are allowed to connect as observers. Any observer is626
allowed to request control at any time; however, if another client is in control627
at the time the request is made, the client in control is given a configurable628
length of time to veto the request or approve transfer of control. In addition,629
the run control package contains a client manager program that can revoke or630
assign control to or from any client that is currently connected after proper631
credentials are submitted, currently a password.632
Once connected and in control, the operator is presented with a graphi-633
cal interface containing details about the current data acquisition sequence634
and status as well as controls allowing him/her to start, manually advance,635
or stop data acquisition. When the DAQ is stopped the operator can also636
adjust a handful of simple configuration options pertaining to the data ac-637
quisition sequence he/she would like to begin. The bulk of the configuration638
operations, however, is accessible only to experts directly on the DAQ head639
node so as to avoid accidental misconfiguration.640
Once initiated, data acquisition requires no intervention from the oper-641
ator. The run control system can even operate unsupervised by any clients642
at all (as would happen, for example, in the case where the network connec-643
tion to a remote site is interrupted). Under these circumstances warnings644
about the system state are queued and delivered in bulk to every client who645
reconnects until they are acknowledged.646
9. Data Handling Paths647
The MINERνA electronics are capable of monitoring a wide variety of648
configuration states: high voltage on the (Cockcroft-Walton) PMTs deployed649
on the detector, whether individual boards are dead or live, and the temper-650
ature of the FEBs. A separate system monitors the resistive base PMTs used651
for the MINERνA Veto Wall. For cost-saving reasons MINERνA uses the652
same communications chain for electronics configuration and slow controls653
as it does for data handling. As a consequence, these monitoring data are654
packaged with the physics data directly and exist as part of that stream.655
For monitoring purposes, the MINERνA near-online, or “Nearline,” clus-656
ter runs an ET client that is notified about the beginning and end of runs.657
3Unlimited at least in principle. Network bandwidth and CPU time saturation, of
course, will create an operational ceiling, though the actual maximum will depend on the
environmental conditions.
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During a run, it reads data from the DAQ head node frame-by-frame. When658
it completes an event (signified by reading the DAQ event header frame)659
it converts the binary data into MINERνA “RawDigits” (the most basic660
analysis data format) for monitoring. Other tasks running on the Nearline661
cluster decode the RawDigits and process them through the MINERνA soft-662
ware framework - producing monitoring quantities ranging from high voltage663
status to event displays. These are published to control room PCs for exper-664
imenters to study.665
Master & Event Builder
mnvonlinemaster.fnal.gov
Downstream DAQ
mnvonline1.fnal.gov
3) Data are collected at the 
end of each gate by the 
readout nodes.
1) The master node arms the 
detector to receive data.
2) Signals from the Main 
Injector indicate protons on 
target and we open a gate.
4) Each frame of data is 
passed to the master node 
after it is recorded with event 
and type headers attached.
5) The master node assembles 
the frames and adds an event 
header and writes the data 
into a memory-mapped file.
6) At end of run, the memory-
mapped file is converted into a 
flat binary file.
Near-Online Analysis
mnvnearline1.fnal.gov
Upstream DAQ
mnvonline1.fnal.gov
7) Data are pulled event by event for 
monitoring.  Whole runs are pushed for archival. 
Control Room
minerva-om.fnal.gov, etc.
8) Monitoring data and 
histograms are pulled and made 
available for display. 
Figure 15: Flow-chart diagram for physics data through the MINERνA acquisition chain.
Not shown are the archival data handling beyond the near-online cluster or the metadata
handling.
After each run a copy of the raw binary data file is pushed to the disk666
and tape for permanent storage. See Fig. 15 for a flowchart of the scheme.667
A long-term rolling copy of recent raw data is kept on the DAQ system itself668
(extending back approximately two months). With the raw data the DAQ669
additionally pushes metadata about the run for entry into SAM. Finally, a670
“keep-up” processing that uses raw data copied directly from the DAQ (not671
from the Nearline system) is also run to produce the RawDigits of record. In672
the end, there are three copies of the “raw” data at the end of this process:673
a copy of the raw data on the DAQ storage disks, a copy of the raw data in674
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permanent storage, and a copy of the RawDigits (raw data reformatted for675
MINERνA software consumption) for general use.676
10. Summary and Performance677
Figure 16: Protons on target delivered and recorded for MINERνA.
MINERνA began its official physics run on March 23, 2011 with the DAQ678
system described above. Since that time, live-time for the whole period was679
96.4% (not counting beam down-times). See Fig. 16 for a summary of the680
protons on target delivered and recorded for MINERνA. During normal op-681
erations the live-time is over 99% and inefficiencies are almost entirely due682
to change-over between runs. Our integrate live-time is most impacted by683
electronics failures and simple operator error or inattention. There are ideas684
for removing losses due to run change-overs (pre-starting the subsequent run685
and putting it into a wait state to speed up the change) and our run control686
system is constantly being improved to minimize the opportunity for exper-687
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imenters to make mistakes when running the system while still providing688
flexible operational control.689
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